Security with STM32 & Secure Elements



Marco Sanfilippo **STMicroelectronics** EMEA MMS – Italy Microcontroller Products Technical Marketing





augmented.





STM32 MCUs – Security what for ?













STM32 MCUs – Security features 0/5



CSS - Clock Security System ECC - Error Correction Code AT – Anti Tamper







Today STM32 Security features 1/5

Features		Benefit	STM32 Family
	CRC calculation unit	Used to verify data transmission or storage integrity. Computes a signature of the software during runtime.	L0, L1, L4
	Power Supply integrity monitoring	Ultra safe supply monitoring. POR/PDR/BOR/PVD Flag status to determine what causes reset (SW, watchdog, power up, low power, option bytes,)	F0,F1,F2,F3,F4,F7, L0,L1,L4
	Read While Write	For efficient tamper detection logging	F1*,F4*,L0,L1*,L4
Integrity & Safety	Clock Security System (CSS)	Independent clock sources and Clock recovery systems	F0,F1,F2,F3,F4,F7, L0,L1,L4
		CSS : Clock Security System Internal clock available for secured program execution independently from external source clock (CSS)	F0,F1,F2,F3,F4,F7, L0,L1,L4
	Error Correction Code (ECC)	Robust memory integrity. Hardened protection against fault injection attacks thanks to error detection	L0,L1,L4
	Parity check	Memory content integrity check. Hardened protection against fault injection attacks.	F0,F3,L4*
	Temperature Sensor	Check if device is operating in expected temperature range. Hardened protection against temperature attacks. (AN3964).	F0,F1,F2,F3,F4,F7, L0,L1,L4
	Watchdogs	Independent watchdog and window watchdog for software timing control. Key registers to control watchdogs.	F0,F1,F2,F3,F4,F7, L0,L1,L4



7 March 2016







Today STM32 Security features 2/5

Features			Benefit	STM32 Family	
	Random Number Generator (RNG)	SW	On chip entropy generation. Ensure strong keys, protect against replay attacks. (UM0586)	Based on DRBG-AES-128 F0,F1,F2,F3,F4,F7,L0,L1,L4	
		HW	True RNG is done entirely by the hardware. It delivers 32-bit random numbers.	F2,F4,L0,L4,F7	
	Hashing Functions & HMAC	SW	Hash algorithm provides a way to guarantee the integrity of information, verify digital signatures and message authentication codes. MD5, SHA-1, SHA-224, SHA-256 (UM0586)	F0,F1,F2,F3,F4,F7,L0,L1,L4	
Crypto		HW	. MD5, SHA-1, SHA-2	F2,F4*,F7	
	Symmetric Cryptography	HW	AES-128 Bits (ECB, CBC,CTR)	F2,F4,F7,L0,L1	
			AES- 128/256 Bits (ECB, CBC, CTR, GCM, GMAC, CMAC)	L4	
		SW	 STM32 cryptographic library package : (UM0586) DES/TDES: ECB, CBC. AES: ECB, CBC, CTR, CCM, CBC-MAC, GCM, CMAC, KEY WRAP 	F0,F1,F2,F3,F4,F7,L0,L1,L4	
	Asymmetric Cryptography	SW	 RSA signature function with PKCS#1v1.5 ECC (Elliptic Curve Cryptography) : Key generation, Scalar multiplication, ECDSA. (UM0586) 	F0,F1,F2,F3,F4,F7,L0,L1,L4	
WWW.EMCU.IT					



5





Today STM32 Security features 3/5

Features		Benefit	STM32 Family
Debug Lock Level 0,1,2	JTAG or SWD	Prevent unauthorized access to the device through debug interfaces. Highest security level is irreversible. (AN4246)	F0,F1*,F2,F3,F4,F7, L0,L1,L4
Tamper Protection	Anti Tamper	Protect against a wide range of physical attacks on HW system outside the MCU. (AN3371)	F0,F1,F2,F3,F4,F7,L0,L1,L4
	Backup domain	Maintains tamper protection active even in Low Power modes. Multiple wake up sources. (AN3371)	F0,F1,F2,F3,F4,F7,L0,L1,L4
	RTC (alarm timestamp)	Timestamp on tamper event. (AN3371)	F0,F2,F3,F4,F7,L0,L1,L4
	RTC Register protection	Write protection. Unprotecting by writing a key sequence. Independent from system reset	F2,F3,F4,F7,L0,L1,L4
	Backup registers	For Confidential data storage (Keys) Tamper automatically deletes registers content (AN3371)	Backup register and SRAM See product datasheets
	GPIO configuration locking	Lock of selected GPIO. Impossible to unlock until next reset. Capability to lock communication channels after tamper detection	F0,F1,F2,F3,F4,F7,L0,L1,L4









Today STM32– Security Features 4/5

Features		Benefit	STM32 Family
	Memory Protection Unit (MPU)	The processor MPU is a component for memory protection. It divides the memory map into a number of regions with privilege permissions and access rules.	F1*,F2,F3, F4,F7,L0,L1,L4
Privileges Permission Management	Firewall	Even more restrictive than MPU. Made to protect a specific part of code or data Flash Memory, and/or to protect data into the SRAM from the rest of the code executed outside the protected area. (AN4632)	L0, L4
Memory Protection	Read Protection (RDP)	Global memory access control management. Prevents memory dumps, safeguarding user's IPs. (AN4246)	F0,F2,F3,F4,F7,L0,L1, L4+SRAM
	Write Protection (WRP)	Each sectors can be protected against unwanted write operations (AN4246), AN4701(F4), AN4758(L4)*	F0,F1,F2,F3,F4,F7,L0,L1, L4+SRAM
	Proprietary Code Protection (PCROP)	Each Sector can be configured in "execute only". AN4246(L1), AN4701(F4), AN4758(L4)*	F4,L0,L1*,L4
	Mass Erase	Safely remove IPs and confidential data. Force factory reset.	F7,L0,L1,L4

An Avnet Company

Memec

7 March 2016

. ____

ife.augmented

Today STM32 Security features 5/5

Features		Benefit	STM32 Family	
Traceability	Device electronic 96-bitUnique ID	Enables product traceability. Can be used for security key diversification.	F0,F1,F2,F3,F4,F7, L0,L1,L4	
Secure Firmware Update	Software SFU	Secure firmware upgrade capability. (AN4023 & AN4024)	F2,F4,L0,L4,F7 8	









STM32 Crypto Library Package V3.1.0

MCD

Halim KACEM Jasser MILED







Accelerating Your Success

Introduction

- The Crypto Library packages includes a set of cryptographic algorithms can run on all STM32 MCU series.
- STM32 Crypto library contains a software implementation of the cryptographic algorithms and also a hardware accelerators enhancement for some of them.
- STM32 cryptographic library files are provided in object format as a default delivery and source code under NDA license.



STM32 Crypto Library Approach (1/2)

- The STM32 crypto library V3.1.0 is divided in two category:
 - STM32 firmware crypto library V3.1.0
 - Based on STM32 cube architecture.
 - All STM32 series will be supported: STM32F0, STM32F1, STM32F2, STM32F3, STM32F4, STM32F7, STM32L0, STM32L1 and STM32L4.
 - All algorithms are based on firmware implementation without using any hardware acceleration
 - The STM32 Firmware Crypto Library is distributed by ST as an **object code library**, accessed by the user application through an API.
 - The library is compiled for Cortex® M0, M0+, M3, M4, and M7 cores.
 - The library is compiled with two optimization levels (High size, High speed).
 - Development Toolchains: EWARM, MDK-ARM and GCC (Atollic)*.
 - STM32 hardware acceleration crypto library V3.1.0
 - Based on STM32 cube architecture.
 - Support all STM32 series with hardware acceleration : STM32F2, STM32F4, STM32F7, STM32L0, STM32L1 and STM32L4,
 - Support Only the algorithms based on firmware implementation with hardware acceleration.
 - The STM32 Hardware Acceleration Crypto library is distributed by ST as an **object code library**, accessed by the user application through an API.









STM32 Crypto Library Approach (2/2)

- The library is compiled for STM32 series F2, F4, F7, L0, L1, and L4.
- The library is compiled with two optimization levels (High size, High speed).
- Development Toolchains: EWARM, MDK-ARM and GCC Atollic/SW4STM32.

Algorithms fully supported by crypto hardware peripherals are not included in this package. To use them user can refer to dedicate STM32 Hal driver.







Crypto Hardware Peripheral supported in STM32 series



STM32 Crypto Library Package Structure

• STM32 Crypto Library Package V3.1.0:



STM32L4 Crypto Performances

Processing time



Consumption

Algorithm	Pure Hardware Implementation	Pure Firmware implementation
AES-ECB consumption	13,5(mA) during 2.6µs	10,5(mA) during 34µs

- Test conditions:
 - CPU = 80 MHz / IDE= IAR version 7.40 (High size).

Energy gain : x10 ratio SW/HW !

• Software based on Interrupt/CPU in sleep mode









Libraries Standards/Quality

Compliant with standards

- NIST/FIPS standard
- ANSI-C source code
- ST coding
- Packaging rules

7 March 2016

• ARM-CMSIS compliant for STM32

Crypto package quality

CodeSonar tool analysis













Support











STM32 Crypto Package Download

- To Get the User manual and the software are available via this link
 - <u>http://www.st.com/web/en/catalog/tools/FM147/CL1794/SC961/SS1743/LN1920/PF262570?s_searchtype=keyword</u>
- Download the user manual UM1924

Use	r Manual		
Desci	iption	Version	Size
➡	UM1721: Developing Applications on STM32Cube with FatFs	2.2	516 KB
➡	UM1722: Developing Applications on STM32Cube with RTOS	2.2	710 KB
★	UM1924: STM32 cryptographic firmware library	1.0	2 385 KB

Download the software

Get Software

Тор

Part Number	Version	Marketing Status	Order From ST
X-CUBE-CRYPTOLIB	3.0.0	Active	Download

(*) Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For quotes, prices in local currency, please contact your local ST Sales Office or our Distributors

(**) The Material Declaration forms available on st.com may be generic documents based on the most commonly used package within a package family. For this reason, they may not be 100% accurate for a specific device. Please contact our sales support for information on specific devices.







Demonstration

Example Based on Firmware Library

- AES-128 CFB
- MDK-ARM v5.16
- STM32F103RB-Nucleo board



Example Based on Hardware Acceleration Library

- AES-128 CFB
- MDK-ARM v5.16
- STM324x9I-EVAL board with F439 device









STM Secure Elements







20



 \mathbf{i}

ST Proposal

 Choose the robustness solution that matches the value of the secret to be protected







Standard STM32 with Security features

Standard STM32 with external secure element

Secured Microcontroller

A **secure element** (SE) is typically a one chip secure microcontroller capable of securely hosting applications and their confidential and cryptographic data (e.g. key management) in accordance with the rules and security requirements set forth by a set of well-identified trusted authorities.







auamented



STSAFE doc is here

Secure element – architecture proposal

IoT developer focuses on applications, the secure element handles the secrets









STSAFE-A : state of the art security

Fact base security evaluated by independent third parties - CC EAL5+











STSAFE-A : seamless integration

A comprehensive set of tools and services









Protecting against Attacks in MCU

- Identity theft
 - Tamper protection
 - Integrity
 - Traceability
- Deny of service
 - Throttling
- Data and Code spying
 - Memory protection
 - Privileges Permission Management
 - Debug levels

7 March 2016

- Tamper protection
- Secure Firmware Update

- Data and Code modification
 - Memory protection
 - Debug levels
 - Tamper protection
 - Integrity
- Physical attach
 - Tamper protection







Thank you !

STM32 L4 Secure MCU WWW.EMCU.IT AVNET[®] Memec SILICA 26 7 March 2016 #

An Avnet Company