



# STM32L4 – Architecture





## ① High-performance






ARM® Cortex®-M4F


I-bus

D-bus

S-bus



SIMD instructions



FPU coprocessor

`float var = 0.0f;`

IRQ1


PUSH ISR1

12 cycles

Known IRQ latency



ARM® Cortex®-M4F



~0WS  
whatever  
CPU  
frequency  
is

Dual-Bank  
(RWW)

1kB  
OTP  
memory

64+8bit (ECC)


- 32+4bit(parity)
- Readout protection
- Write protection

Bootloaders

NOR FLASH  
NAND FLASH  
PSRAM  
SRAM



# Quad SPI Interface



- The Quad-SPI memory interface provides a communication interface with **external serial Flash memories**

- Fully configurable
- Supports Execute in Place (XiP)
- Memory mapped

## Application benefits

- Supports all SPI Flash memories
- Only a few (4+2) pins needed
- Easy memory expansion in existing project

# Performance & power consumption

- Data fetch performance comparison

- Time to read a 10kB table from external Quad-SPI Flash / internal Flash / internal SRAM
- Code execution from internal Flash memory

Conditions	External QSPI	Internal Flash	Internal SRAM
CPU @ 80 MHz – QSPI SDR 4 lanes @ 40 MHz	257 µs	152 µs	88 µs
<b>CPU @ 48 MHz - QSPI DDR 4 lanes @ 48 MHz</b>	<b>214 µs</b>	227 µs	147 µs

*External Quad-SPI: Micron N25Q256A13EF840E / XiP Mode - Internal Flash: ART enable - Compiler: IAR v7.30.1.7746*


- Power consumption of the STM32L4 during this benchmark (External Flash memory excluded)


Conditions	External QSPI	Internal Flash	Internal SRAM
CPU @ 80 MHz – QSPI SDR 4 lanes @ 40 MHz	21 mA	12.74 mA	14.11 mA
<b>CPU @ 48 MHz - QSPI DDR 4 lanes @ 48 MHz</b>	14.6 mA	8.79 mA	8.64 mA

*External Quad-SPI: Micron N25Q256A13EF840E / XiP Mode - Internal Flash: ART enable - Compiler: IAR v7.30.1.7746*

*The external Flash consumption depends on the Quad-SPI Flash device.*

*We measured ~4.7 mA @ 80 MHz/SDR and ~6.1 mA @48 MHz/DDR on data read benchmark for the selected part.*





80MHz  
max

# Clock Sources Parameters


9

RESET →

→

CLK Source	Frequency	Conso	Precision (0-85°C)	Settling time	
MSI (default)	100kHz~48MHz (4MHz default)	0.6~155µA	-3.5%~+3%	10~2.5µs	Including stabilization time
MSI (in PLL mode)	100kHz~48MHz	0.6~155µA	60ps (cycle to cycle jitter)	252.5µs (10% of final freq)	
HSI	16MHz	155µA	±1%	3.8 µs	
HSE external crystal	4~48MHz	~440µA (8MHz, 10pF)	-	2ms	+ Clock Source Wake-Up time
PLL	2~80MHz	~520µA (@344MHz VCO)	N/A	15µs (2MHz input)	
LSI	32kHz	0.11µA	~10%	125µs	
LSE external crystal	32.768kHz (typ.)	~0.25µA	-	~2s	

LSE usually woken-up only once after power-on






# Debug support

10

- STM32L4 provides on-chip debug support
  - MCU programming
  - Application debugging
  - Code analysis

## Application benefits


- Basic debugging features
- Advanced features (Embedded Trace Macrocell) to quickly identify malfunctioning code
- Coverage and profiling features





## ① High-performance

## ② Multiple Peripherals





IrDA SIR,  
Smartcard,  
Modbus,  
LIN,  
RS-232/485  
flow control

6


## UART

- up to 10Mbit/s
- 7, 8, 9 data bits
- Even/odd or no-parity
- Synchronous mode (Master)
- Swappable Tx/Rx pins
- Auto-baudrate detection

1

## USB

- USB2.0 Full Speed (12Mbps)
- OTG2.0 spec support
- Link Power Management
- Battery Charger Detection
- HSE crystal not needed  
(thanks to MSI in PLL mode)



3

## I2C

SMBus 2.0  
PMBus 1.1

- up to 1Mbit/s (Fast Mode+)
- Master or Slave (Multi)
- 7b and 10b addressing mode
- Multiple 7b addressing mode
- Clock stretching support
- Fully programmable timing

3

## SPI

- up to 40MHz ( $f_{PCLK/2}$ )
- Master or Slave (Multi)
- Full/Half-duplex or Simplex
- Two-wire interface as min.
- Motorola and TI standards
- Tx & Rx FIFOs, CRC

1

## CAN

- up to 1Mbit/s
- CAN protocol v2.0A and B
- 2x receive FIFO (3 stages)
- 14 scalable filter banks
- HSE crystal not needed  
(thanks to 1% HSI)

1

## SDMMC

- default speed (<25MHz)
- high-speed support (50MHz)
- 1b, 4b and 8b data mode
- Secure Digital (SD) 2.0
- MultiMediaCard (MMC) 4.2
- SD I/O devices (SDIO) 2.0

Wi-Fi,  
Bluetooth,  
Camera,  
Memory  
modules


DMA support by all these peripherals



1

## SWPMI

- 100Kbit/s to 2Mbit/s
- single-wire protocol
- ETSI TS 102 613 standard (Master mode)
- Full duplex
- Smartcard interface



2

## SAI


- 2 x Serial Audio Interface blocks
- up to 32-bit/192kHz
- various protocols support (including I2S SPDIF and AC'97)

To external device (DAC...) by I2C



1

## IRTIM



Supports RC5, RC6, RCA, SIRC,...



1

## DFSDM

Digital Filter for Sigma Delta Modulators Interface



# STM32L4 - DFSDM


Digital filter for Sigma-Delta modulators  
interface



# DFSDM: introduction and typical usage

15

Behavior like ADC with scalable speed/resolution and external analog front end



- Split of analog and digital part:
  - Benefit from external analog selection
  - Benefit from internal digital features (DFSDM)

## Application benefits

- External analog part: selection according needs: precision, less noise, extra fast, galvanic isolation, linearity, cheap, high voltage-side operation
- Digital part: serial line interface (1 or 2 wires), scalable speed vs. resolution (up to 24 bits), full features like ADC
- Examples: electricity meter, motor control, medical applications, MEMS microphone audio,

## Decreased CPU burden and low-latency HW safety features


- Transceivers
  - Fast serial input (20 MHz):
    - SPI or Manchester-coded mode (with clock absence detection)
    - Clock generation
  - Internal parallel data input
    - 16-bit register data input (write by CPU/DMA)
- Filters
  - Sinc1, Sinc2, Sinc3, Sinc4, Sinc5 and FastSinc filters with oversampling ratio up to 1024
  - Integrator with oversampling ratio up to 1024

## Application Benefits

- Support for various  $\Sigma\Delta$  modulators suppliers (ST, TI, Analog Devices,...)
- Speed vs. resolution selection by filter configuration
- Internal data post-processing (SAR ADC results, ...)
- Additional functions: watchdog, short-circuit detector, extremes detector, offset correction



# Block diagram

17






- low consumption (down to 400nA)
- progr. hysteresis (0, 8, 15 or 27mV)
- low propag. delay (down to 0.1μs)



- 2 channels DAC
- 8b or 12b resolution
- Buffered output
- S&H for low-power app
- Noise & Triangular wave generator




# „Analog chain“

13


## Timers / IRQ

- 4.7μA, 70μs (ON)
- 5μs sampling
- 2.5mV/°C slope
- factory calibration (30°C, 110°C)

- Rail-to-Rail In/Out
- Normal mode (120μA, 1.6MHz GBW)
- LP mode (45μA, 0.42MHz GBW)



- up to 5.33 Msamples/s (12-bit SAR)
- 16-bit with oversampling
- Sequencer, Differential inputs
- Low consumption (210μA @1MSps)
- 3x analog watchdog per ADC





14

## TIM

- 11x 16-bit timers
- 2x 32-bit timers
- 1x 24-bit SysTick (Core)
- 2x Low-Power timer
- 17x CAPCOM in total
- 6x CAPCOM with compl. out

Suitable for motor control


300nA @1.8V

## RTC

- full calendar support (BCD)
- 2x Alarm (sub-second res.)
- Periodic Wake-Up Timer
- 3x Tamper pins (opt. filtering)
- Smooth digital calibration
- Inside  $V_{BAT}$  domain

## GLASS LCD

- up to 176 (44x4) or 320 (40x8) segments
- 1/2, 1/3, 1/4, 1/8 or static duty
- 1/2, 1/3, 1/4 or static bias
- Dual-buffer LCD\_RAM
- Internal STEP-UP

 1.5 $\mu$ A @3.0V  
1/8 duty, 1/4 bias  
64div ratio


Details in  
reference manual !

interconnection matrix




- ① **High-performance**
- ② **Multiple Peripherals**
- ③ **Safety and Security featured**




# Safety features

17







# Security features





- ① High-performance
- ② Multiple Peripherals
- ③ Safety and Security featured
- ④ Ultra-Low-Power consuming







1.08V~3.6V

Ext.  
(I)C

1.71V~3.6V

1.62V~3.6V



3.0V~3.6V

up to 5V


Ext.  
(I)C

EXTERNAL / INTERNAL

2.5V - 3.6V


1.55V~3.6V

Charging  
option



# STM32L4 – BOM reduction


How we can reduce list of components by using STM32L4 device



# Nice to have, but...

Low cost, low power 2-channel ADC (Single Integration):

2 external comparators  
2 external capacitors



External ADC converter data processing:

High CPU load on data processing

Data collection from stereo MEMS microphone:

High CPU load on PDM decoding



32kHz

LSE

$C_{L1}$

$C_{L2}$



$C_{L1}$

$C_{L2}$

Precise clock for USB and system:

2 lines for the crystal

3 external components





Configured state on N I/O lines in STANDBY mode:

N external pull-up/pull-down resistors

Measurement of low amplitude analog signals:

External OpAmps

2 external resistors per OpAmp



External Flash memory to store more data

NOR Flash over FSMC:

19 lines (16 data, 3 control)




Low cost, low power 2-channel ADC (Single Integration):


Built-in comparators

External  $\Sigma\Delta$  ADC converter data processing:  
Built-in Digital Filter for Sigma Delta Modulators

Data collection from stereo MEMS microphone:  
Built-in Digital Filter for Sigma Delta Modulators  
(HW processing of PDM signal)



Precise clock for USB and system:  
Built-in precise RC oscillators:  
MSI 48MHz – self-trimmable to LSE



Configured state on N I/O lines in STANDBY mode:

Programmable pull-ups/pull-downs on I/O lines

Measurement of low amplitude analog signals:  
Built-in PGA (programmable gain amplifiers)  
Possible to add external components

USB connector to the host:  
Separate USB power supply  
Built-in pull-up resistor on DP line  
Software reconnection

External Flash memory to store more data

QSPI Flash memory:  
6 lines (4 data, 2 control)

# Enjoy!



[f /STM32](https://www.facebook.com/STM32)

[@ST\\_World](https://twitter.com/ST_World)

[e2e st.com/e2e](http://st.com/e2e)

[www.st.com/stm32l4](http://www.st.com/stm32l4)