




# STM32L4 – System operating modes




# Typical application profile

2



- Application phases:


- OFF – power is not applied to MCU
- STARTUP INITIALIZATION – MCU performs configuration (peripherals, clocks, ...)
- Tperiod
  - INACTIVE – MCU is in low power mode to reduce power consumption
  - ACTIVE – MCU is in normal mode and performs tasks



## Application benefits

- High performance
  - CoreMark score = **273**
- Outstanding power efficiency
  - ULPBbench score = **187.7**

\* : with RTC  
 \*\* : from SRAM1



- Down to **100  $\mu\text{A}/\text{MHz}$**  in Run mode with code execution from FLASH (RUN)
- Down to **350 nA** with 32 kB RAM retained (Standby)
- Down to **30 nA** with I/O wake-up (Shutdown)
- Wake-up from high number of peripherals (RTC in each mode)


# Voltage regulators


- Two Voltage Regulators

- The **Main Regulator** with two voltage  $V_{DD}$  ranges for Dynamic Voltage Scaling; used in Run and Sleep modes
- The **Low-power Regulator** for Low-power run, Low-power sleep, Stop 1, and Stop 2 modes

- In Standby and Shutdown mode both regulators are off.

- Run/Sleep
- LPRun/LPSleep/Stop






# Run mode: Range 1

## Available peripherals

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC


- All MCU's resources are ON
- System frequency up to the maximum value



## Available clocks

- HSI
- HSE
- LSI
- LSE
- MSI






# Run mode: Range 2

## Available peripherals

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG**
- AES
- CRC


- Most of MCU's resources are ON
- System frequency is limited



## Available clocks

- HSI
- HSE
- LSI
- LSE
- MSI






# Low-power run mode

## Available peripherals

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG**
- AES
- CRC

- Main regulator is OFF
- System frequency is limited



## Available clocks


- HSI
- HSE
- LSI
- LSE
- MSI





# Power optimization versus frequency

Flexibility between required performance and consumption





# Sleep mode

## Available peripherals

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

- Core is stopped
- All peripherals and clocks are available
- Fastest wakeup time

Wakeup time:  
6 cycles



Cortex M4

FLASH memory (1 MB)

SRAM 1 (96 kB)

SRAM 2 (32 kB)

Main Regulator (MR)

Range 1 (up to 80 MHz)

Range 2 (up to 26 MHz)

Low Power Regulator (LPR) up to 2 MHz

Range 1  
37  $\mu$ A/MHz at 80 MHz  
(2.96 mA)

Range 2  
35  $\mu$ A/MHz at 26 MHz  
(0.92 mA)

## Available clocks

- HSI
- HSE
- LSI
- LSE
- MSI

Active cell

Clocked-off cell

Cell in power-down

Available Periph and clock

# Low-power sleep mode



## Available peripherals

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG**
- AES
- CRC

- Core is stopped
- Main regulator is OFF
- Fastest wakeup time

Wakeup time:  
6 cycles



Cortex M4

FLASH memory (1 MB)

SRAM 1 (96 kB)

SRAM 2 (32 kB)

Main Regulator (MR)

Range 1 (up to 80 MHz)

Range 2 (up to 26 MHz)

Low Power Regulator (LPR) up to 2 MHz

FLASH ON, SRAMs OFF  
48 µA/MHz at 2 MHz  
(96 µA)

## Available clocks

- HSI
- HSE
- LSI
- LSE
- MSI

Active cell

Clocked-off cell

Cell in power-down

Available Periph and clock


## Lowest power modes with full retention

- SRAM1, SRAM2 and all peripheral registers retention
- All high-speed clocks are stopped
- LSE (32.768 kHz external oscillator) and LSI (32 kHz internal oscillator) can be enabled
- Several peripherals can stay active to wake device up from Stop mode
- System Clock at wakeup can be HSI or MSI up to 48MHz
- In Stop 2 current consumption is lower; in Stop 1 more active peripherals are supported and wake up time is shorter

# Available peripherals

GPIO
DMA
FSMC
QSPI
<b>BOR</b>
PVD, PVM
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
I2C 3
SPI
CAN
SDMMC
SWPMI
SAI
DFSDM
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
LPTIM 2
IWDG
WWDG
Systick Timer
Touch Sens
RNG
AES
CRC

I/Os kept, and configurable



# Stop 1 mode

w/o RTC: 6.6  $\mu$ A @ 3.0 V  
w/ RTC: 7.1  $\mu$ A @ 3.0 V

Wakeup time @ 48 MHz:  
In SRAM: 4  $\mu$ s  
In FLASH memory: 6  $\mu$ s



Cortex M4

Main Regulator (MR)

FLASH memory (1 MB)

SRAM 1 (96 kB)

SRAM 2 (32 kB)

Low Power Regulator (LPR)

Backup domain

Backup Register (32x32-bits)

RTC

## Wake-up event

NRST
BOR
PVD
PVM
RTC + Tamper
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
I2C 3
SWPMI
COMP
LPTIM 1
LPTIM 2
IWDG
GPIOs

## Available clocks

HSI
HSE
LSI
LSE
MSI

Active cell

Clocked-off cell


Cell in power-down

Available cell

# Available peripherals

GPIO
DMA
FSMC
QSPI
<b>BOR</b>
PVD, PVM
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
<b>I2C 3</b>
SPI
CAN
SDMMC
SWPMI
SAI
DFSDM
ADC
DAC
OPAMP
<b>COMP</b>
Temp Sensor
Timers
LPTIM 1
LPTIM 2
<b>IWDG</b>
WWDG
Systick Timer
Touch Sens
RNG
AES
CRC

I/Os kept, and configurable



# Stop 2 mode

w/o RTC: 1.2  $\mu$ A @ 3.0 V  
w/ RTC: 1.7  $\mu$ A @ 3.0 V

Wakeup time @ 48 MHz:  
In SRAM: 5  $\mu$ s  
In FLASH memory: 8  $\mu$ s



Cortex M4

Main Regulator (MR)

FLASH memory (1 MB)

SRAM 1 (96 kB)

SRAM 2 (32 kB)

Low Power Regulator (LPR)

Backup domain

Backup Register (32x32-bits)

RTC

- Wake-up event
- NRST
  - BOR
  - PVD
  - PVM
  - RTC + Tamper
  - LCD

LP UART

I2C 3

COMP  
LPTIM 1

IWDG  
GPIOs

## Available clocks

- HSI
- HSE
- LSI
- LSE
- MSI

Active cell

Clocked-off cell

Cell in power-down

Available cell

# Stop 1 & Stop 2 comparison

Voltage range	Stop 1 mode	Stop 2 mode
<b>Consumption</b>	25 °C, 3 V	25 °C, 3 V
	6.6 µA w/o RTC	1.2 µA w/o RTC
<b>Wakeup time to 48 MHz</b>	6 µs in FLASH memory 4 µs in RAM	8 µs in FLASH memory 5 µs in RAM
<b>Wakeup clock</b>	<b>MSI</b> (configurable <b>up to 48 MHz</b> ) or <b>HSI</b> (at <b>16 MHz</b> )	
<b>Peripherals</b>	LCD, RTC, I/Os, BOR, PVD, PVM, COMPs, IWDG	
	USB (suspend, ADP) 2 LP TIMERS 1 LP UART (Start, address match or byte reception) 5 UARTs (Start, address match or byte reception) 3 I2C (address match) SWPMI (resume from suspend)	1 LP TIMER ( <b>LPTIM1</b> ) 1 LP UART (Start, address match or byte reception) 1 I2C ( <b>I2C3</b> ) (address match)

## Lowest power mode with SRAM2 retention

- Ultra low power consumption, down to 115 nA without SRAM retention
- Possibility to **retain 32 kB of SRAM2**
- **5 wakeup pins**: the polarity of each of the 5 wakeup pins is configurable
- Wakeup clock is **MSI configurable from 1 to 8 MHz**



Available peripherals

# Standby mode with or without SRAM2



- GPIO
- DMA
- FSMC
- QSPI
- BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG**
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC



w/ SRAM

w/o RTC: 390 nA @ 3.0 V  
w/ RTC: 890 nA @ 3.0 V

w/o SRAM

w/o RTC: 150 nA @ 3.0 V  
w/ RTC: 650 nA @ 3.0 V

Wakeup time @ 8 MHz:  
In FLASH memory: 14 μs



Available clocks

- HSI
- HSE
- LSI**
- LSE**
- MSI

- Wake-up event
- NRST
  - BOR
  - RTC + Tamper
  - IWDG
  - 5 WKUP pins




## Lowest power mode

- Similar to Standby but
  - **NO power monitoring:** no BOR, no switch to VBAT
  - **NO LSI,** no IWDG
- 128-byte **backup registers**
- Wakeup sources: **5 wakeup pins, RTC**
- Wakeup clock is **MSI 4 MHz**

# Available peripherals

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC


I/Os can be configured w/ or w/o pull-up w/ or w/o pull-down  
But floating when exit from Shutdown



# Shutdown mode

w/o RTC: 60 nA @ 3.0 V  
w/ RTC: 550 nA @ 3.0 V

Wakeup time @ 4 MHz:  
In FLASH memory: 250 μs



- ### Wake-up event
- NRST
  - RTC + Tamper
  - 5 WKUP pins

- ### Available clocks
- HSI
  - HSE
  - LSI
  - LSE
  - MSI



# How to associate LP modes

- **RUN:** do you need high computation power, but would like to be green?
- **LOW POWER RUN:** do you have weak power source, but supercapacitors are too costly?
- **SLEEP/LPSLEEP:** do you need peripherals running all the time, but power budget is limited?
- **STOP:** do you need balance between wake up time and low power consumption?
- **STANDBY:** do you need to consume very little power, but still SRAM needs to be retained?
- **SHUTDOWN:** is a low power consumption a top priority in your design?



# The End



 /STM32

 @ST\_World

 st.com/e2e

[www.st.com/stm32l4](http://www.st.com/stm32l4)

