


STM32L4 – System operating modes







Typical application profile




• Application phases:

- OFF power is not applied to MCU
- STARTUP INITIALIZATION MCU performs configuration (peripherals, clocks, ...)
- Tperiod
 - INACTIVE MCU is in low power mode to reduce power consumption
 - ACTIVE MCU is in normal mode and performs tasks









WWW.EMCU.IT

Wake-up

6 cycles

6 cycles

4 µs

5 µs

14 µs

14 µs

256 µs

life.auamented

VBAT

4 nA / 300 nA*




^{** :} from SRAM1


Key features

- Down to 100 µA/MHz in Run mode with code execution from FLASH (RUN)
- Down to **350 nA** with 32 kB RAM retained (Standby)
- Down to 30 nA with I/O wake-up (Shutdown)
- Wake-up from high number of peripherals (RTC in each mode)










GPIO DMA **FSMC** QUADSPI BOR PVD. PVM **USB OTG** USART LP UART 12C 1 / 12C 2 **I2C 3** SPI CAN **SDMMC SWPMI** SAI DFSDM ADC DAC **OPAMP** COMP Temp Sensor Timers LPTIM 1 LPTIM 2 **IWDG WWDG Systick Timer Touch Sens RNG** AES CRC




Run mode: Range 1

- All MCU's resources are ON
- System frequency up to the maximum value




Available periphera
GPIO
DMA
FSMC
QUADSPI
BOR
PVD, PVM
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
I2C 3
SPI
CAN
SDMMC
SWPMI
SAI
DFSDM
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
LPTIM 2
IWDG
WWDG
Systick Timer
Touch Sens
RNG
AES
CRC



Run mode: Range 2


- Most of MCU's resources are ON
- System frequency is limited



available periphera	a
GPIO	
DMA	
FSMC	
QUADSPI	
BOR	
PVD, PVM	
LCD	
USB OTG	
USART	
LP UART	
I2C 1 / I2C 2	
I2C 3	
SPI	
CAN	
SDMMC	
SWPMI	
SAI	
DFSDM	
ADC	
DAC	
OPAMP	
COMP	
Temp Sensor	
Timers	
LPTIM 1	
LPTIM 2	
IWDG	
WWDG	
Systick Timer	
Touch Sens	
RNG	
AES	
CRC	




- Main regulator is OFF
- System frequency is limited




Power optimization versus frequency



Flexibility between required performance and consumption






MSI




- Core is stopped
- All peripherals and clocks are available
- Fastest wakeup time


Sleep mode 57

Wakeup time: 6 cycles



WWW.FMCU.IT





Stop modes 12




Lowest power modes with full retention

- SRAM1, SRAM2 and all peripheral registers retention
- All high-speed clocks are stopped
- LSE (32.768 kHz external oscillator) and LSI (32 kHz internal oscillator) can be enabled
- Several peripherals can stay active to wake device up from Stop mode
- System Clock at wakeup can be HIS or MSI up to 48MHz
- In Stop 2 current consumption is lower; in Stop 1 more active peripherals are supported and wake up time is shorter









Clocked-off cell

LSI

LSE

MSI

Active cell

RNG

AES

CRC

RTC

Cell in power-down

Available cell


I/Os kept, and configurable

GPIO

DMA



Stop 2 mode



Stop 1 & Stop 2 comparison

Voltage range	Stop 1 mode	Stop 2 mode	
Consumption	25 °C, 3 V	25 °C, 3 V	
	6.6 μA w/o RTC	1.2 μA w/o RTC	
Wakeup time to 48 MHz	6 μs in FLASH memory 4 μs in RAM	8 μs in FLASH memory 5 μs in RAM	
Wakeup clock	MSI (configurable up to 48 MHz) or HSI (at 16 MHz)		
Peripherals	LCD, RTC, I/Os, BOR, PVD, PVM, COMPs, IWDG		
	USB (suspend, ADP) 2 LP TIMERs 1 LP UART (Start, address match or byte reception) 5 UARTs (Start, address match or byte reception) 3 I2C (address match) SWPMI (resume from suspend)	1 LP TIMER (LPTIM1) 1 LP UART (Start, address match or byte reception) 1 I2C (I2C3) (address match)	







Standby mode 16


Lowest power mode with SRAM2 retention

- Ultra low power consumption, down to 115 nA without SRAM retention
- Possibility to retain 32 kB of SRAM2
- 5 wakeup pins: the polarity of each of the 5 wakeup pins is configurable
- Wakeup clock is **MSI configurable from 1 to 8 MHz**









Shutdown mode 18


Lowest power mode

- Similar to Standby but
 - NO power monitoring: no BOR, no switch to VBAT
 - NO LSI, no IWDG
- 128-byte backup registers
- Wakeup sources: 5 wakeup pins, RTC
- Wakeup clock is MSI 4 MHz









How to associate LP modes 20

- RUN: do you need high computation power, but would like to be green?
- LOW POWER RUN: do you have weak power source, but supercapacitors are too costly?
- SLEEP/LPSLEEP: do you need peripherals running all the time, but power budget is limited?
- **STOP:** do you need balance between wake up time and low power consumption?
- STANDBY: do you need to consume very little power, but still SRAM needs to be retained?
- **SHUTDOWN**: is a low power consumption a top priority in your design?













The End













